

US009312292B2

(12) United States Patent

o (45) Date of Pate

(10) Patent No.: US 9,312,292 B2 (45) Date of Patent: Apr. 12, 2016

(54) BACK SIDE ILLUMINATION IMAGE SENSOR AND MANUFACTURING METHOD THEREOF

(75) Inventor: Ching-Hung Kao, Hsinchu County

(TW)

(73) Assignee: UNITED MICROELECTRONICS

CORP., Science-Based Industrial Park,

Hsin-Chu (TW)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 387 days.

(21) Appl. No.: 13/282,441

(22) Filed: Oct. 26, 2011

(65) Prior Publication Data

US 2013/0105926 A1 May 2, 2013

(51) Int. Cl. H01L 27/14 (2006.01) H01L 31/0232 (2014.01) H01L 27/146 (2006.01)

(52) **U.S. CI.** CPC *H01L 27/14621* (2013.01); *H01L 27/1464* (2013.01); *H01L 27/14687* (2013.01)

(58) Field of Classification Search

(56) References Cited

U.S. PATENT DOCUMENTS

3,930,295 A	1/1976	Rose
4,148,048 A	4/1979	Takemoto
4,460,912 A	7/1984	Takeshita
4.533.624 A	8/1985	Sheppard

4,644,172 A 4,745,451 A 4,951,104 A 5,070,380 A 5,241,417 A 5,246,803 A 5,294,288 A 5,321,297 A 5,466,926 A 5,587,696 A 5,625,210 A	2/1987 5/1988 8/1990 12/1991 8/1993 9/1993 3/1994 6/1994 11/1995 12/1996 4/1997	Sandland Webb Kato Erhardt Sekiguchi Hanrahan Melpolder Enomoto Sasano Su Lee		
5,294,288 A	3/1994	Melpolder		
5,321,297 A	6/1994	Enomoto		
5,466,926 A	11/1995	Sasano		
5,587,696 A	12/1996	Su		
5,625,210 A	4/1997	Lee		
5,650,864 A	7/1997	Tseng		
5,830,624 A	11/1998	Bae		
5,880,495 A	3/1999	Chen		
5,977,535 A	11/1999	Rostoker		
6,006,764 A	12/1999	Chu		
6,071,826 A	6/2000	Cho		
6,081,018 A	6/2000	Nakashiba		
	(Continued)			

(Continued)

OTHER PUBLICATIONS


Wuu et al., "A Leading-Edge 0.9 um Pixel CMOS Image Sensor Technology with Backside Illumination: Future Challenges for Pixel Scaling (Invited)", 2010.

Primary Examiner — Evan Pert
Assistant Examiner — Damon Hillman
(74) Attorney, Agent, or Firm — Winston Hsu; Scott Margo

(57) ABSTRACT

A manufacturing method of a BSI image sensor includes providing a substrate having a plurality of photo-sensing elements and a plurality of multilevel interconnects formed on a first side of the substrate; forming a redistribution layer (RDL) and a first insulating layer covering the RDL on the front side of the substrate; providing a carrier wafer formed on the front side of the substrate; forming a color filter array (CFA) on a second side of the substrate, the second side being opposite to the first side; removing the carrier wafer; and forming a first opening in the first insulating layer for exposing the RDL.

8 Claims, 8 Drawing Sheets



US 9,312,292 B2 Page 2

(56)			Referen	ices Cited	2005/0274988 A1	12/2005	
					2005/0274996 A1		Iwawaki
		U.S. I	PATENT	DOCUMENTS	2006/0054946 A1	3/2006	
					2006/0124833 A1	6/2006	
	5,087,211			Kalnitsky	2006/0146230 A1	7/2006	
	5,124,200		9/2000		2006/0146412 A1	7/2006	
	5,294,313			Kobayashi	2006/0172451 A1 2006/0183265 A1	8/2006 8/2006	
	5,297,160		10/2001		2006/0183203 A1 2006/0231898 A1	10/2006	
	5,338,976		1/2002		2007/0251898 A1 2007/0010042 A1	1/2007	
	5,352,876			Bordogna	2007/0012970 A1	1/2007	
	5,369,417		4/2002		2007/0012970 A1	1/2007	
	5,376,797 5,388,278			Piwczyk Suzuki	2007/0023851 A1		Hartzell
	5,407,415		6/2002		2007/0031988 A1		Agranov
	5,433,844		8/2002		2007/0052050 A1		Dierickx
	5,482,669		11/2002		2007/0072326 A1	3/2007	Zheng
	5,514,810		2/2003		2007/0096173 A1	5/2007	Kim
	5,566,151		5/2003		2007/0117253 A1	5/2007	Hsu
	5,617,189		9/2003		2007/0158772 A1	7/2007	Boettiger
	5,632,700		10/2003		2007/0166649 A1	7/2007	Yu
	5,641,464			Steere, III	2007/0202696 A1	8/2007	
ϵ	5,664,191	B1	12/2003		2008/0036020 A1	2/2008	
	5,730,555		5/2004	Kim	2008/0055733 A1	3/2008	
6	5,794,215	B2	9/2004	Park	2008/0079103 A1	4/2008	
	5,821,809		11/2004	Abe	2008/0121805 A1	5/2008	
6	5,841,848	B2	1/2005	MacNamara	2008/0121951 A1	5/2008	
	5,846,722		1/2005		2008/0157144 A1	7/2008	
	5,849,533		2/2005		2008/0169546 A1	7/2008	
	5,872,584			Nakashiba	2008/0265348 A1 2009/0066954 A1	10/2008	
	5,921,934		7/2005		2009/0000934 A1 2009/0121264 A1	3/2009 5/2009	
	5,933,972		8/2005		2009/0121204 A1 2009/0124037 A1	5/2009	
	5,953,608		10/2005		2009/0127643 A1	5/2009	
	5,960,512		11/2005		2009/0127043 A1 2009/0134484 A1	5/2009	
	7,006,294 7,078,779		7/2006	Steenblik	2009/0168181 A1	7/2009	
	7,115,924			LaMaster	2009/0108181 A1 2009/0200585 A1		Nozaki
	7,113,324		10/2006		2009/0200383 A1 2009/0212335 A1	8/2009	
	7,180,044		2/2007		2009/0212333 A1 2009/0224343 A1*		Akram H01L 27/1464
	7,199,439			Farnworth	2009/0224343 AT	9/2009	257/432
	7,229,745			Lamarre	2009/0256258 A1	10/2000	
	7,315,359		1/2008		2009/0236238 A1 2009/0294888 A1	10/2009 12/2009	
	7,328,915		2/2008			12/2009	
7	7,498,190	B2	3/2009	Kao	2009/0321862 A1 2010/0003623 A1	1/2010	
	7,648,851		1/2010	Fu			
	7,659,595		2/2010	Shiau et al 257/459	2010/0038688 A1	2/2010	
8	3,502,335	B2 *	8/2013	Tseng H01L 24/05	2010/0044813 A1	2/2010 4/2010	
				257/447	2010/0096359 A1		
8	3,697,473	B2 *	4/2014	Borthakur H01L 27/14621	2010/0144156 A1	6/2010	
			A 14	257/228	2010/0159632 A1		Rhodes
	/0023086		9/2001		2010/0315734 A1	12/2010	
	/0227079			Chia et al 257/723	2011/0057277 A1	3/2011	
	/0122328		6/2004		2011/0180892 A1*		Jang et al
	/0024520			Yamamoto Vamaguahi	2012/0146153 A1*	0/2012	Wen H01L 21/6835
	/0103983 /0121599		6/2005	Yamaguchi Mouli	2012/0027010 + 1 *	2/2012	257/368 T. 4 1
	/0121399		8/2005		2013/0037910 A1*	2/2013	Tzeng et al 257/532
	/0180739		11/2005	2	* cited by examiner		
2003	10271903	73.1	11/2003	Chen	ched by examine		









FIG. 1 PRIOR ART

















1

BACK SIDE ILLUMINATION IMAGE SENSOR AND MANUFACTURING METHOD THEREOF

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention generally relates to an image sensor and a manufacturing method thereof, and more particularly, to a back side illumination (BSI) complementary metal oxide 10 semiconductor (CMOS) image sensor and manufacturing method thereof.

2. Description of the Prior Art

CMOS image sensors (hereinafter abbreviated as CIS) are widely used in various applications such as digital camera. 15 The CIS are used for sensing a volume of exposed light projected towards a semiconductor substrate. To do this, the CIS use an array of pixels, or image sensor elements, to collect photo energy to convert images into electrical signals that can be used in a suitable application. A CIS pixel includes 20 a photodetector such as a photodiode, photogate detector, or phototransistor, to collect photo energy.

One form of CIS, backside-illuminated (BSI) CIS, sense a volume of light projected towards the back side surface of the substrate of the sensor by using pixels located on the front 25 side of the substrate. Please refer to FIG. 1, which is a schematic drawing illustrating a conventional BSI CIS 100. As shown in FIG. 1, the conventional BSI CIS 100 includes a thinned silicon substrate 102 having a plurality of photodiode regions 110. The photodiode regions 110 are electrically isolated from each other by a plurality of shallow trench isolations (STIs) 112. The conventional BSI CIS 100 also includes a plurality of dielectric layers 104a, 104b, 104c and 104d, by which a plurality of metal layers 106a, 106b are respectively sandwiched therebetween, formed on the silicon substrate 35 **102**. Said dielectric layers and the metal layers construct the multilevel interconnects as shown in FIG. 1. For simplifying the features of the conventional BSI CIS 100, all the transistor devices are omitted. The conventional BSI CIS 100 is photosensitive to light incident upon the back side 102b of the 40 silicon substrate 102, therefore the conventional BSI CIS $100\,$ further includes a color filter array (CFA) 120 respectively corresponding to the photodiode regions 110 formed on the back side 102b of the silicon substrate 102. And a glass 122 is subsequently formed on the back side 102b of the silicon 45 substrate 102.

The BSI CIS 100 is advantageous in that they provide higher fill factor and reduced destructive interference. However, the silicon substrate 102 must be thin enough that light projected towards the back side 102b of the silicon substrate 50 102 can reach the pixels. Therefore, a silicon carrier wafer 130 is always in need to provide support for the thinned silicon substrate 102. As shown in FIG. 1, the silicon carrier wafer 130 is bonded to the front side 102a of the silicon substrate 102 before forming the CFA 120. For providing 55 output electrical connection for the BSI CIS 100, a throughsilicon via (TSV) 132 is formed to penetrate the silicon carrier wafer 130 and thus expose a bonding pad 108 after forming the CFA 120. Then, a redistribution layer 134, a passivation layer 136, and a solder ball 138 are formed as shown FIG. 1. 60 Additionally, the silicon carrier wafer 130 is sandwiched between the insulating layer 104d and the passivation layer **136** as shown in FIG. **1**.

It is noteworthy that the conventional BSI CIS 100 always faces a requirement of low thermal budget due to the CFA 120 formed on the back side 102b of the silicon substrate 100. In detail, while the CFA 120 lowers the thermal budget to 200°

2

C.-250° C., the temperatures for forming the passivation layer 130, the RDL 134, and the solder ball 138 are all higher than 250° C. It is found that the CFA 120 suffers damages after forming the above mentioned elements. Furthermore, the TSV technique, which forms to penetrate the silicon carrier wafer 130, also complicates the process.

Briefly speaking, though the BSI CIS 100 has the advantages of higher fill factor and reduced destructive interference, it still has more problems in process integration and process control. As such, an improved BSI CIS and manufacturing method thereof is desired.

SUMMARY OF THE INVENTION

According to an aspect of the present invention, a manufacturing method of a BSI image sensor is provided. The manufacturing method includes providing a substrate having a plurality of photo-sensing elements and a plurality of multilevel interconnects formed on a first side of the substrate; forming a redistribution layer (RDL) and a first insulating layer covering the RDL on the first side of the substrate; providing a carrier wafer formed on the first side of the substrate; forming a color filter array (CFA) on a second side of the substrate, the second side being opposite to the first side; removing the carrier wafer; and forming a first opening in the first insulating layer for exposing the RDL.

According to another aspect of the present invention, a BSI image sensor is provided. The BSI image sensor includes a substrate having a front side and a back side, a first insulating layer formed on the front side of the substrate, a second insulating layer formed directly on the first insulating layer, a first opening formed in the first insulating layer, and a redistribution layer (RDL) formed in the first opening. Furthermore, sidewalls of the first opening are surrounded by the first insulating layer.

According to the present invention, elements formed at process temperatures higher than the thermal budget of the CFA are all fabricated before forming the CFA, therefore those temperatures render no impact to the CFA. Consequently, the CFA of the BSI image sensor provided by the present invention never suffers damages from high temperatures. Secondly, since the carrier wafer is removed from the substrate, no TSV technique is required, therefore the process is simplified.

These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic drawing illustrating a conventional BSI CIS.

FIGS. **2-8** are schematic drawings illustrating a manufacturing method for a BSI image sensor provided by a preferred embodiment of the present invention, wherein

FIG. 3 is a schematic drawing in a step subsequent to FIG.

FIG. 4 is a schematic drawing in a step subsequent to FIG.

FIG. 5 is a schematic drawing in a step subsequent to FIG.

FIG. 6 is a schematic drawing in a step subsequent to FIG. 5,

3

FIG. 7 is a schematic drawing in a step subsequent to FIG. 6, and

FIG. **8** is a schematic drawing in a step subsequent to FIG. **7**.

DETAILED DESCRIPTION

Please refer to FIGS. 2-8, which are schematic drawings illustrating a manufacturing method for a BSI image sensor provided by a preferred embodiment of the present invention. 10 As shown in FIG. 2, the preferred embodiment first provides a substrate 202. The substrate 202 has a first side 202a and a second side 202b opposite to the first side 202a. For example, the first side 202a is the front side of the substrate 202 and the second side 202b is the back side of the substrate 202. The 15 substrate 202 includes a plurality of photo-sensing elements 210, such as photodiode regions, which are electrically isolated from each other by shallow trench isolations (STIs) 212. A plurality of dielectric layers 204a, 204b, 204c and 204d, by which a plurality of metal layers **206***a*, **206***b* are respectively 20 sandwiched therebetween, is formed on the substrate 202. Said dielectric layers and the metal layers construct a plurality of multilevel interconnects. A bonding pad 208 is formed on the topmost dielectric layer 204d and covered by an insulating layer 209. Please note that all the transistor devices of 25 the BSI image sensor are omitted, but those skilled in the art should not ignore those elements. Furthermore, the photosensing elements 210 and the multilevel interconnects are all formed in the front side 202a of the substrate 202.

Please still refer to FIG. 2. Then an opening 211 is formed 30 in the insulating layer 209 and the opening 211 exposes a portion of the bonding pad 208. It is noteworthy that sidewalls of the opening 211 are only surrounded by the insulating layer 209.

Please refer to FIG. 3. After forming the opening 211, a 35 redistribution layer (RDL) 222 is formed on the front side 202a of the substrate 202 and followed by forming another insulating layer 220, such as a passivation layer directly on the insulating layer 209 and the RDL 222. As shown in FIG. 3, the RDL 222 is formed in the opening 211 and electrically 40 connected to the bonding pad 208 through the opening 211. The RDL 222 and the insulating layer 220 are formed at temperatures higher than 250° C. It is noteworthy that the insulating layer 220 is formed to cover the RDL 222 entirely. Therefore, a thickness of the insulating layer 220 is larger 45 than a thickness of the RDL 222. The insulating layer 220 having the desired thickness can be formed by conventional film formation methods. And a planarization process can be performed to thin down the insulating layer 220 if required.

Please refer to FIG. **4**. Subsequently, a carrier wafer **230** is 50 provided and formed on the front side **202***a* of the substrate **202**. Specifically speaking, the carrier wafer **230** is formed on the insulating layer **220**. The carrier wafer **230** is bonded to the insulating layer **220** by commonly used bonding materials (not shown), such as a photoresist, epoxy, or UV tape, but is 55 not limited to those materials.

Please refer to FIG. 5. After bonding the carrier wafer 230 to the substrate 202, a wafer thinning process is performing to the substrate 202. The wafer thinning process includes a grinding process, a polishing process, a plasma etching process, a wet etching process, or any combinations of the above processes. Because the substrate 202 must be thin enough that light projected towards the back side 202b of the substrate 202 can reach the photo-sensing elements 210 formed in the front side 202a, the substrate 202 is thinned from the back side 202b. Accordingly, the substrate 202 includes a reduced thickness after the wafer thinning process, and the reduced

4

thickness is between 1.8 micrometer (µm) and 3 µm. It is well-known that the thinned substrate 202 is very fragile; therefore the carrier wafer 230 provides support to the thinned substrate 202.

Please refer to FIG. 6. After the wafer thinning process, the substrate 202 is flipped and a color filter array (CFA) 240 is formed on the back side (that is the second side) 202b of the substrate 202. The CFA 240 includes a plurality of color filters 240R/240G/240B, and as shown in FIG. 6, each color filer 240R/240G/240B is formed respectively corresponding to a photodiode region 210. Subsequently, microlens 242 respectively corresponding to the color filters 240R/240G/240B are formed on the CFA 240. Then, a transparent protecting member, for example but not limited to a glass substrate 244, is formed on the back side 202b of the substrate as shown in FIG. 6.

Please refer to FIG. 7. Next, the substrate 202 is flipped back and followed by removing the carrier wafer 230 from the front side (that is the first side) 202a. After removing the carrier wafer 230, an opening 224 is formed in the insulating layer 220. It should be noted that the opening 224 is formed to expose the RDL 222. More important, the opening 224 and the opening 211 are spaced apart from each other.

Please refer to FIG. 8. After forming the opening 224, a conductive structure 250, such as a solder ball, electrically connected to the RDL 222 is formed in the opening 224. Consequently, a BSI image sensor 200 is obtained.

According to the present invention, elements formed at process temperatures higher than the thermal budget of the CFA are all fabricated before forming the CFA, therefore those temperatures render no impact to the CFA. Consequently, the CFA of the BSI image sensor provided by the present invention never suffers damages from high temperatures. Secondly, since the carrier wafer is removed from the substrate, no TSV technique is required, therefore the process is simplified.

Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.

What is claimed is:

1. A manufacturing method of a back side illumination (BSI) image sensor, comprising:

providing a substrate having a plurality of photo-sensing elements and a plurality of multilevel interconnects formed on a first side of the substrate;

forming a bonding pad and a first insulating layer covering the bonding pad on the first side of the substrate;

forming a redistribution layer (RDL) and a second insulating layer covering the RDL on the first insulating layer, the RDL being electrically connected to the bonding pad;

providing a carrier wafer formed on the first side of the substrate after forming the RDL and the second insulating layer;

performing a wafer thinning process to a second side of the substrate after providing the carrier wafer, the second side being opposite to the first side;

forming a color filter array (CFA) on the second side of the substrate after performing the wafer thinning process; removing the carrier wafer; and

forming a second opening in the second insulating layer on the first side of the substrate for exposing the RDL after removing the carrier wafer.

6

2. The manufacturing method of a BSI image sensor according to claim 1, further comprising forming a first opening in the first insulating layer for exposing the bonding pad before forming the RDL.

5

- **3**. The manufacturing method of a BSI image sensor 5 according to claim **2**, wherein the RDL electrically connected to the bonding pad through the first opening.
- **4.** The manufacturing method of a BSI image sensor according to claim **2**, wherein the first opening and the second opening are spaced apart from each other.
- **5**. The manufacturing method of a BSI image sensor according to claim **1**, further comprising performing a planarization process to the second insulating layer before providing the carrier wafer.
- 6. The manufacturing method of a BSI image sensor 15 according to claim 1, wherein the substrate comprises a reduced thickness after the step of thinning the substrate, and the reduced thickness is between 1.8 micrometer (μ m) and 3 μ m.
- 7. The manufacturing method of a BSI image sensor 20 according to claim 1, further comprising forming a protecting member on the CFA.
- **8**. The manufacturing method of a BSI image sensor according to claim **1**, further comprising forming a conductive structure electrically connected to the RDL in the second 25 opening.

* * * * *